


VERY LOW DROP VOLTAGE REGULATOR

- OPERATING DC SUPPLY VOLTAGE RANGE 6V TO 28V
- TRANSIENT SUPPLY VOLTAGE UP TO 40V
- EXTREMELY LOW QUIESCENT CURRENT
- HIGH PRECISION OUTPUT VOLTAGE
- OUTPUT CURRENT CAPABILITY UP TO 500mA
- VERY LOW DROPOUT VOLTAGE LESS THAN 0.6V
- RESET CIRCUIT SENSING THE OUTPUT VOLTAGE
- PROGRAMMABLE RESET PULSE DELAY WITH EXTERNAL CAPACITOR
- THERMAL SHUTDOWN AND SHORT CIR-CUIT PROTECTIONS


DESCRIPTION

The L4925 is a monolithic integrated 5V voltage regulator with a very low dropout output and addi-



tional functions such as power-on reset and programmable reset delay time. It is designed for supplying microcomputer controlled systems especially in automotive applications.

BLOCK DIAGRAM



May 1995 1/8


ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------------|---------------------------------------|--------------------|------|
| V_{SDC} | DC Operating Supply Voltage | 28 | V |
| V_{STR} | Transient Supply Voltage (t < 1s) | 40 | V |
| Ιο | Output Current | internally limited | |
| Vo | Output Voltage | 20 | V |
| V_{RES} | Output Voltage | 20 | V |
| I _{RES} | Output Current | 5 | mA |
| T_{stg} | Storage Temperature | -55 to 150 | °C |
| T _i | Operating Junction Temperature | -40 to 150 | °C |
| T_{j-SD} | Thermal Shutdown-Junction Temperature | 165 | °C |

NOTE:

The circuit is ESD protected according to MIL-STD-883C. According to ISO/DIS 7637 the transients must be clamped with external circuitry (see Application Circuit).

CONNECTION DIAGRAM



THERMAL DATA

| Symbo | Parameter | Pentawatt | SO 20 | Unit |
|-----------------------|---|-----------|----------|--------------|
| R _{th j-amb} | Thermal resistance junction to ambient max. Thermal resistance junction to case max | 60 3.5 | 77 to 97 | °C/W °C/W |




ELECTRICAL CHARACTERISTICS (V_S =14V T_j =-40 to 125°C unless otherwise specified;

| Symbol | Parameter | Test Condition | Min. | Тур. | Max. | Unit |
|------------------|--|---|------|-------------|------------|----------|
| Vo | Output Voltage | $V_I = 6 \text{ to } 28V; I_O = 1 \text{ to } 500\text{mA}$ | 4.90 | 5 | 5.10 | V |
| Vo | Output Voltage | V _I = 35V; T <1s; I _O = 1 to 500mA | | | 5.50 | V |
| V_{DP} | Dropout Voltage | I _O = 100mA I _O = 500mA | | 0.2 0.3 | 0.3 0.6 | V V |
| V _{IO} | Input to Output Voltage Difference in Undervoltage Condition | V _I = 4V; I _O = 100mA | | | 0.5 | V |
| V_{OL} | Line Regulation | $V_1 = 6 \text{ to } 28V; I_0 = 1 \text{ to } 1\text{mA}$ | | | 10 | mV |
| V _{OLO} | Load Regulation | I _O = 1 to 500mA | | | 50 | mV |
| I _{LIM} | Current Limit | $V_O = 4.5V$; $V_O = 0$; Foldback characteristic | 550 | 1000 250 | 1500 | mA mA |
| I _{QSE} | Quiescent Current | $I_O = 0.3 \text{mA}$ | | 150 | 250 | μΑ |
| IQ | Quiescent Current | I _O = 500mA | | | 20 | mA |

RESET

| Symbol | Parameter | Test Condition | Min. | Тур. | Max. | Unit |
|----------------------|--|---|------|------|------|------|
| V_{RT} | Reset Threshold Voltage | | 4.25 | | 5.2 | V |
| V_{RTH} | Reset Threshold | | 50 | 100 | 200 | mV |
| t _{RD} | Reset Pulse Delay | $C_T = 100 nF; t_R \ge 100 \mu s$ | 60 | 100 | 140 | ms |
| t _{RR} | Reset Reaction Time | CT = 100nF; | | 5 | 30 | μs |
| V_{RL} | Reset Output LOW Voltage | $R_{RES} = 10K\Omega$ to V_O ; $V_S = 3V$ | | | 0.4 | V |
| I _{RH} | Reset Output HIGH Leakage Current | V _{RES} = 5V | | | 1 | μΑ |
| V_{CTth} | Delay Comparator Threshold | | | 2 | | V |
| $V_{\text{CTth hy}}$ | Delay Comparator Threshold Hysteresis | | | 100 | | mV |

APPLICATION CIRCUIT DIAGRAM



For stability: $C_S \ge 1 \mu F$; $C_O \ge 10 \mu F$; ESR < 2.5 Ω at 10 KHz Recommended for application: $C_S = C_O = 10 \mu F$ to $100 \mu F$



APPLICATIN NOTE


SUPPLY VOLTAGE TRANSIENTS

High supply voltage transients can cause a reset output signal disturbation.

For supply voltage greater than 8V the circuit shows a high immunity of the reset output against supply transients of more than 100V/µs.

For supply voltage lower than 8V, supply transients of more than $0.4V/\mu s$. can cause a reset signal disturbation.

Foldback Characteristics Of Vo



FUNCTIONAL DESCRIPTION


The L4925 is a monolithic integrated voltage regulator, based on the STM modular voltage regulator approach. Several outstanding features and auxiliary functions are implemented to meet the requirements of supplying microprocessor systems in automotive applications.

Nevetrheless, it is suitable also in other applications where the present functions are required. The modular approach of this device allows to get easily also other features and functions when required.

VOLTAGE REGULATOR

The voltage regulator uses an Isolated Collector Vertical PNP transistor as a regulating element. With this structure very low dropout voltage at currents up to 500mA is obtained.

Figure 1: Output Voltage vs. Input Voltage



The dropout operation of the standby regulator is maintained down to 3V input supply voltage. The output voltage is regulated up to the transient input supply voltage of 35V. With this feature no functional interruption due to overvoltage pulses is generated.


The typical curve showing the standby output voltage as a function of the input supply voltage is shown in fig. 1.

The current consumption of the device (quiescent current) is less than 250µA.

To reduce the quiescent current peak in the undervoltage region and to improve the transient response in this region, the dropout voltage is controlled.

The quiescent current as a function of the supply input voltage is shown in fig. 2.

Figure 2: Quiescent Current vs. Supply Voltage



RESET CIRCUIT

The block circuit diagram of the reset circuit is shown in Figure 3. The reset circuit supervises the output voltage. The reset threshold of 4.5V is defined with the internal reference voltage and standby output divider.

The reset pulse delay time t_{RD} , is defined with the charge time of an external capacitor C_T :

$$t_{RD} = \frac{C_T \times 2V}{2\mu A}$$

The reaction time of the reset circuit originates from the discharge time limitation of the reset capacitor C_T and it is proportional to the value of C_T .

The reaction time of the reset circuit increases the noise immunity. Standby output voltage drops below the reset threshold only a bit longer than the reaction time results in a shorter reset delay time. The nominal reset delay time will be generated for standby output voltage drops longer than approximately $50\mu s$. The typical reset output waveforms are shown in Figure 4.

Figure 3






Figure 4



PENTAWATT PACKAGE MECHANICAL DATA


| DIM. | mm | | | inch | | |
|------|-------|-------|------|-------|-------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| Α | | | 4.8 | | | 0.189 |
| С | | | 1.37 | | | 0.054 |
| D | 2.4 | | 2.8 | 0.094 | | 0.110 |
| D1 | 1.2 | | 1.35 | 0.047 | | 0.053 |
| E | 0.35 | | 0.55 | 0.014 | | 0.022 |
| F | 0.8 | | 1.05 | 0.031 | | 0.041 |
| F1 | 1 | | 1.4 | 0.039 | | 0.055 |
| G | | 3.4 | | 0.126 | 0.134 | 0.142 |
| G1 | | 6.8 | | 0.260 | 0.268 | 0.276 |
| H2 | | | 10.4 | | | 0.409 |
| H3 | 10.05 | | 10.4 | 0.396 | | 0.409 |
| L | | 17.85 | | | 0.703 | |
| L1 | | 15.75 | | | 0.620 | |
| L2 | | 21.4 | | | 0.843 | |
| L3 | | 22.5 | | | 0.886 | |
| L5 | 2.6 | | 3 | 0.102 | | 0.118 |
| L6 | 15.1 | | 15.8 | 0.594 | | 0.622 |
| L7 | 6 | | 6.6 | 0.236 | | 0.260 |
| М | | 4.5 | | | 0.177 | |
| M1 | | 4 | | | 0.157 | |
| Dia | 3.65 | | 3.85 | 0.144 | | 0.152 |



POWER SO20 PACKAGE MECHANICAL DATA

| DIM. | mm | | | inch | | | |
|--------|------------|-------|-------|--------|--------|--------|--|
| DIWI. | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. | |
| А | | | 3.60 | | | 0.1417 | |
| a1 | 0.10 | | 0.30 | 0.0039 | | 0.0118 | |
| a2 | | | 3.30 | | | 0.1299 | |
| а3 | 0 | | 0.10 | 0 | | 0.0039 | |
| b | 0.40 | | 0.53 | 0.0157 | | 0.0209 | |
| С | 0.23 | | 0.32 | 0.009 | | 0.0126 | |
| D (1) | 15.80 | | 16.00 | 0.6220 | | 0.6299 | |
| Е | 13.90 | | 14.50 | 0.5472 | | 0.570 | |
| е | | 1.27 | | | 0.050 | | |
| e3 | | 11.43 | | | 0.450 | | |
| E1 (1) | 10.90 | | 11.10 | 0.4291 | | 0.437 | |
| E2 | | | 2.90 | | | 0.1141 | |
| G | 0 | | 0.10 | 0 | | 0.0039 | |
| h | | | 1.10 | | | | |
| L | 0.80 | | 1.10 | 0.0314 | | 0.0433 | |
| N | 10° (max.) | | | | | | |
| S | 8° (max.) | | | | | | |
| Т | | 10.0 | | | 0.3937 | | |

- (1) "D and E1" do not include mold flash or protrusions
 Mold flash or protrusions shall not exceed 0.15mm (0.006")



Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved PENTAWATT® is a Registered Trademark of SGS-THOMSON Microelectronics

SGS-THOMSON Microelectronics GROUP OF COMPANIES

Australia - Brazil - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands - Singapore - Spain - Sweden - Switzerland - Taiwan - Thaliand - United Kingdom - U.S.A.

